Learning-based BTI stress estimation and mitigation in multi-core processor systems
نویسندگان
چکیده
Abstract With the increasing demand of designing a reliable processing devices, issue CMOS ageing is jeopardising industry digital devices. Many studies has been cover this area for modelling behaviour at device level or developing sensors on-line delay detection system level. However, we are presenting method to estimate stresses (e.g. Temperature, Ageing Stress Activity) rather than (performance degradation) itself. The purpose estimating stress optimise utilisation with minimisation stress. In multicore processors, existence more one source higher single core processor but optimisation space as well along temperature and power optimisation. paper, have modelled from application using machine learning techniques train data extracted high workloads ( e.g. parsec splash2 benchmarks) on four cores Xeon. model able 0.1% error proactively reduce by 50%.
منابع مشابه
Fpga-Based Multi-Core Processor
The paper presents the results of investigations concerning the possibility of using programmable logic devices (FPGA) to build virtual multi-core processors dedicated specifically towards particular applications. The paper shows the designed architecture of a multi-core processor specialized to perform a particular task, and it discusses its computational efficiency depending on the number of ...
متن کاملMulti-core Processor Using Virtualization
A Web crawler is an important component of the Web search engine. It demands large amount of hardware resources (CPU and memory) to crawl data from the rapidly growing and changing Web. So that the crawling process should be a continuous process performed from time-to-time to maintain up-to-date crawled data. This paper develops and investigates the performance of a new approach to speed up the...
متن کاملProcessor-Memory Power Shifting for Multi-Core Systems
Maximum power consumption is an important consideration in server design, as the total power envelope affects cooling costs and can limit performance. One approach to limiting total power is power shifting, managing power budgets among system sub-components to meet an overall total constraint. In this paper, we investigate processor-memory power shifting on a multi-threaded, 32-core commercial ...
متن کاملinvestigation of single-user and multi-user detection methods in mc-cdma systems and comparison of their performances
در این پایان نامه به بررسی روش های آشکارسازی در سیستم های mc-cdma می پردازیم. با توجه به ماهیت آشکارسازی در این سیستم ها، تکنیک های آشکارسازی را می توان به دو دسته ی اصلی تقسیم نمود: آشکارسازی سیگنال ارسالی یک کاربر مطلوب بدون در نظر گرفتن اطلاعاتی در مورد سایر کاربران تداخل کننده که از آن ها به عنوان آشکارساز های تک کاربره یاد می شود و همچنین آشکارسازی سیگنال ارسالی همه ی کاربران فعال موجود در...
ذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Microprocessors and Microsystems
سال: 2021
ISSN: ['0141-9331', '1872-9436']
DOI: https://doi.org/10.1016/j.micpro.2020.103713